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technologyAbstract Since digital circuits have been widely and thoroughly applied in various fields, electronic
systems are increasingly more complicated and require greater reliability. Faults may occur in elec-
tronic systems in complicated environments. If immediate field repairs are not made on the faults, elec-
tronic systems will not run normally, and this will lead to serious losses. The traditional method for
improving system reliability based on redundant fault-tolerant technique has been unable to meet
the requirements. Therefore, on the basis of (evolvable hardware)-based and (reparation balance
technology)-based electronic circuit fault self-repair strategy proposed in our preliminary work, the
optimal design of rectification circuits (RTCs) in electronic circuit fault self-repair based on global sig-
nal optimization is deeply researched in this paper. First of all, the basic theory of RTC optimal design
based on global signal optimization is proposed. Secondly, relevant considerations and suitable ranges
are analyzed. Then, the basic flow of RTC optimal design is researched. Eventually, a typical circuit is
selected for simulation verification, and detailed simulated analysis is made on five circumstances that
occur during RTC evolution. The simulation results prove that compared with the conventional design
method based RTC, the global signal optimization design method based RTC is lower in hardware
cost, faster in circuit evolution, higher in convergent precision, and higher in circuit evolution success
rate. Therefore, the global signal optimization based RTC optimal design method applied in the elec-
tronic circuit fault self-repair technology is proven to be feasible, effective, and advantageous.
 2016 Production and hosting by Elsevier Ltd. on behalf of Chinese Society of Aeronautics and
Astronautics. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/
licenses/by-nc-nd/4.0/).1. Introduction
With the continual development of electronics, digital circuits
have been widely and thoroughly applied in various fields.
Faults will be apt to occur in electronic systems under compli-
cated environments (e.g., powerful electromagnetic interfer-
ence, high temperature difference, deep space, deep sea).1–3 If
real-time field faults repairs are not achieved, electronic
systems will lose parts of functions, not work properly, and
even cause great losses.2,4,5(2016),
2 J. Zhang et al.With regard to traditional electronic circuits, their reliabil-
ity is mainly improved based on redundant fault-tolerant tech-
nology.6–8 Although its theory is simple, redundant backup
technology cannot be achieved on all components or chips.
Therefore, its scope of application is limited, which leads to
slight improvement of system reliability.9–12 In order to solve
these problems, a novel electronic circuit fault self-repair strat-
egy based on evolvable hardware (EHW) and reparation bal-
ance technology (RBT) was proposed in our previous
research, which improved the reliability and self-repair capac-
ity of electronic systems.13
Based on our previous work, the optimal design theory of a
rectification circuit (RTC) applied in electronic circuit fault
self-repair based on global signal optimization is proposed.13
When all node signals’ logics of an electrical system are statis-
tically analyzed and time sequences are consistent, the input
signals of an RTC under design are replaced. This will reduce
hardware resource consumption, improve circuit evolution
convergence precision and convergence speed, and enhance
the success rate of circuit evolution. The basic theory of
RTC optimal design based on global signal optimization is
researched in detail. The conditions and application range of
the RTC optimal design method are analyzed. The basic
design process of the RTC optimal design method is studied.
Eventually, the feasibility and effectiveness of the proposed
RTC optimal design method based on global signal optimiza-
tion are proven by a simulation example.2. Basic theory of electronic circuit fault self-repair based on
EHW and RBT
Before the search of the RTC optimal design method in elec-
tronic circuit fault self-repair based on global signal optimiza-
tion, the EHW theory needs to be introduced, and the
electronic circuit fault self-repair strategy based on EHW
and RBT is also introduced, so that the significance of RTC
optimal design can be understood.14–16
Using EHW, a tool with evolutionary algorithm (EA) as
combinational optimization and global search, circuits and
system structures with intended functions can be obtained by
means of simulated evolution. Its formula is
EAsþ PLDs ¼ EHW.13,17–20 The evolution process of EHW
is expressed in Fig. 1.Fig. 1 Basic theory schem
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be coded as 010110011011101111011 according to a rule so
as to obtain a structural bit-string (also called as chromosome
code), and the corresponding circuit is shown in Fig. 1(a). Sec-
ondly, according to constraint conditions and fitness judgment
function, genetic operations (replication, selection, crossover,
and mutation) are made on the chromosome codes, so as to
get a new chromosome code of 010110011011101110010, as
shown in Fig. 1(b).13 Finally, the new chromosome code is
decoded, and the circuit structure can be obtained. It can be
seen from circuit evolution that the EA is able to find a struc-
tural bit-string code conforming to the target circuit from a
disordered structural bit-string code according to a rule. In
addition, such advantages of EHW as self-organization and
self-repair are completely applied and reflected during circuit
evolution.16,19–22
Since EHW features sound robustness, it is independent of
prior knowledge and manual intervention.23 EHW has been
widely applied to functional evolution of field programmable
gate array (FPGA) and digital circuit function,24–26 reconfig-
urable chip structure and dynamic reconfiguration,27–29
robotics, industry, military affairs,18 etc.1,15,30–32
The electronic circuit fault self-repair strategy based on
EHW and RBT mainly uses EHW technology and RBT tech-
nology.13 An RTC can be evolved and designed according to
the input signal based on the analysis of the output signal of
a fault circuit. XOR operation is made on the output signals
between the RTC and the original fault module, and then
the correct output signals can be obtained. The circuit can
work normally, and faults are repaired. Fig. 2 shows the uni-
versal model of fault self-repair based on EHW and RBT.
Only signal states are repaired during fault self-repair, and
there is no need to orientate fault position.13
In Fig. 2, the universal model mainly includes an upper
computer, a lower computer, UUTs (units under test), MUXs
(multiplexers), FPGA, serial port communication, etc. An
FPGA chip for fault self-repair is embedded into the fault
self-repair electronic system, and all UUTs are brought in
via MUXs to repair faults of UUTs.
As can be seen from the above theories, the core of the pro-
posed fault self-repair strategy is RTC design. Whether the
RTC is an optimal circuit, or whether there are less hardware
resources consumptions, these problems need to be researched
in detail in the following section.e of evolvable hardware.
uit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Fig. 2 Universal model of a fault self-repair circuit system based on EHW and RBT.
Table 1 Truth table of Circuit 1.
Input port Output port
X1 X2 X3 Y1
0 0 0 1
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 1
1 1 0 0
1 1 1 0
Optimal design of RTCs in digital circuit fault self-repair based on global signal optimization 33. Theory of RTC optimal design based on global signal
optimization
3.1. Basic theory of RTC optimal design
The traditional RTC design method which was used in Ref.13
can be named conventional method. During the design of an
RTC with the conventional method, all input signals of the
RTC are selected from UUT circuits in which output fault sig-
nals occur. However, the hardware resource consumption of
the designed RTC through EA cannot be easily reduced.
In the process of fault self-repair based on EHW and RBT,
when RTC optimal design is used, a simple structure should be
obtained. It should have some advantages, for example, the
least hardware resource consumption and fast circuit evolution
speed.
Consequently, the optimal design theory of an RTC based
on global signal optimization is proposed in this paper. Specif-
ically, according to the fault UUT in an electronic system, the
selected node signals in the electronic system can become the
input signals of the RTC. The time sequences of the selected
node signal and the original signal must be consistent. Finally,
the designed RTC shall consume the least hardware resources,
and it has the fastest evolutional speed and highest evolutional
success rate.
Assume that the input ports set of a UUT is expressed as
SUUT and that SUUT is formed by two subsets including S1
and S2, so it can be namely SUUT ¼ fS1;S2g. There are also
some other node signals in the electronic system, and such sig-
nals constitute another set, and it is expressed as
Sother ¼ fS3;S4; . . . ;Skg, in which k is a constant. Assume that
SRTC is expressed as the input signals of the RTC.
During the design of the RTC based on global signal opti-
mization, the input signals of the RTC under design shall con-
form to the following requirements.
(1) All input signals of the RTC can be the input signals of
the UUT, and this is also the conventional RTC design
method. At this time, SRTC ¼ SUUT.
(2) When the selected node signals of the designed RTC
include some input signals of the UUT (assumed as
S1), they include a signal set of S3 which does not belongPlease cite this article in press as: Zhang J et al. Optimal design of RTCs in digital circ
http://dx.doi.org/10.1016/j.cja.2016.09.013to SUUT, so the input signal set of the RTC is
SRTC ¼ fS1; S3g. Whether such node signals are periodic
signals, one-to-one mapping or many-to-one mapping of
the signal combinations between SRTC and SUUT shall be
ensured.
(3) Based on the second requirement, several sets of SRTC
can be selected, or none is selected. When there are sev-
eral SRTC, an EA is used to evolve the target circuit.
According to the principle with the least hardware
resource consumptions, fastest evolutional convergence
speed, and highest evolutional success rate, the best
SRTC can be selected. Then the corresponding RTC is
designed, and fault self-repair is realized.
(4) In the new optimum SRTC, one-to-many mapping shall
not occur absolutely between the input and output sig-
nals of the RTC. In other words, the same input combi-
nation only has the same output signal. Otherwise the
replacement of node signals will fail, so that the RTC
with expected functions cannot be evolved directly.
In order to better describe the proposed optimal design the-
ory of an RTC, a simple circuit system is illustrated as follows.
The circuit system is constituted by two sub-circuits, and the
corresponding truth tables of the two sub-circuits are shown
in Tables 1 and 2, respectively.
The logical relations of these signals are shown in Fig. 3,
where CLK is the clock signal. When the input signal of Cir-
cuit 1 is 000, the corresponding signal of Circuit 2 is 100. Whenuit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Table 2 Truth table of Circuit 2.
Input port Output port
X4 X2 X3 Y2
1 0 0 0
0 0 1 1
0 1 0 1
0 1 1 0
0 0 0 1
1 0 1 1
1 1 0 0
1 1 1 0
Fig. 3 Logic relation of the example circuit system nodes.
4 J. Zhang et al.the input signal of Circuit 1 is 100, the corresponding signal of
Circuit 2 is 000. At other times, Circuit 1 and Circuit 2 have the
same input signals synchronously.
Assuming that the input signals of {X1,X2,X3} are
{000,101}, the output ports of Circuit 1 are inconsistent with
the expected output signals. In other words, faults exist in Cir-
cuit 1. The designed RTC diagrams of the example circuit
before and after global signal optimization are shown in Fig. 4.
If the conventional method is used to design an RTC to
achieve reparation balance repair of faults, the corresponding
RTC is shown in Fig. 4(a). The designed RTC based on global
signal optimization is shown in Fig. 4(b). It can be seen from
Fig. 4 that the former uses eight basic gate units, but the latter
only uses two basic gate units. Compared with the conven-
tional method for designing RTC, the RTC designed based
on global signal optimization consumes less hardware
resources. The former implements circuit evolution based on
three input ports including X1, X2, and X3, but the latter
implements circuit evolution based on such three input ports
as X2, X3, and X4. X1 of the former is replaced by X4 of
the latter.
It can be seen from RTC design during fault repair on the
example circuit that the RTC based on global signal optimiza-
tion can reach the optimal hardware resource consumption,
evolutional convergence speed, etc. Furthermore, according
to the changes of UUT faults, SRTC can be changed adaptivelyFig. 4 RTC diagrams of example circuit before and after global
signal optimization.
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ized, so that the fault self-repair of the electronic circuit can
be achieved.
3.2. Matters needing attention and application scopes of RTC
optimal design
Two main important concepts including valid replacement and
invalid replacement shall be analyzed in the RTC optimal
design theory as described in Section 3.1.
Valid replacement shall mean, based on the conventional
RTC design method, the corresponding input combination
changes when the RTC outputs ‘‘1” after the input signals
are replaced by other node signals. In the example of Sec-
tion 3.1, when the output combinations of the RTC designed
with the conventional method are {000,101}, the correspond-
ing output signals are ‘‘1”. If X4 of Circuit 2 replaces X1 of
Circuit 1, the corresponding input combinations change when
the RTC outputs ‘‘1”. This is a valid replacement.
On the contrary, invalid replacement shall mean that the
corresponding input combination keeps unchanged when the
RTC outputs ‘‘1” after the input signals are replaced by other
node signals. In the example of Section 3.1, if X1 of Circuit 1 is
replaced by X3 of Circuit 2, the corresponding input combina-
tions keep unchanged when the RTC outputs ‘‘1”. This is an
invalid replacement.
When the input signals of the RTC are replaced by global
node signals, invalid replacements need to be completely erad-
icated. The important reason is that invalid replacements can-
not change the designed RTC structure, and only valid
replacements are capable of changing the RTC structure.
Meanwhile, the optimal design theory of RTC in electronic
circuit fault self-repair based on global signal optimization
shall make statistical analysis on the global node signals. A
large-scale circuit system shall be divided into several small
sub-systems, and signals transmitted among sub-systems shall
be brought into the range of the global node signals. In this
way, not all the component signals of the entire circuit system
are counted, so as to save hardware cost.
In addition, RTC optimal design is achieved on the basis of
the following condition. Based on Fig. 2, all the node signals of
the circuit system can transmit through the MUX, and an
access between switches and the FPGA can be formed, so that
the global node signals can be utilized by the RTC.
Eventually, the following rules shall be observed during
RTC optimal design. The node signals selected for replacing
the original input signals of the RTC shall not be the next-
stage circuit of the existing faults UUT circuit. In other words,
if a fault signal inputs into a sub-system, the output signals of
these sub-systems cannot be brought into the range of the glo-
bal node signals. The sub-circuit node signals that are directly
or indirectly related to the output signals of the fault UUT cir-
cuit cannot be brought into the range of the global node
signals.
3.3. Basic flow of RTC optimal design based on global signal
optimization
Concerning a specific circuit system, the flow is required to
achieve RTC optimal design based on global signal
optimization.uit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Optimal design of RTCs in digital circuit fault self-repair based on global signal optimization 5The state number of the source signals of the circuit system
is assumed as the maximum state number of the entire circuit
system. The logical relation table of all the node signals of the
circuit system shall be built from low to high according to the
maximum state number of the circuit system. Assuming that a
circuit system has five source signals, it has totally 25 ¼ 32
states, and such states are ordered from 00000 to 11111. How-
ever, if the five source signals do not have 32 states in an actual
working circuit, the logic relation table of the node signals
shall be built according to the real state number. The optimal
design flow of an RTC based on global signal optimization is
shown as follows.
Step 1. The dynamic states of all the node signals of the
electronic system are comprehensively analyzed, and the
logic relations among all the signals are clarified.
Step 2. BIT detects the node signals of the entire electronic
system. When faults occurred in a UUT, according to the
faults information, SUUT needs to be calculated, and the
corresponding RTC output signals of the repaired faults
are calculated.
Step 3. Node signals that can replace SUUT are analyzed
according to the fault information (mapping relations are
ensured and node signals of sub-circuits which are directly
or indirectly related to UUT output signals are removed).
Step 4. Signal combinations that can replace SUUT are cal-
culated according to the selected global node signals. Inva-
lidly replaced node signals are deleted, so that all
replacements are valid.
Step 5. The RTC is evolved with an EA according to com-
binations which can make valid replacements, and evalua-
tion is made according to hardware resource
consumption, fitness changes, evolution success rate, evolu-
tion convergence speed, etc.
There are only two cases in the process of RTC optimal
design, i.e., the global signal optimization technology can be
applied or not. If no valid replacement exists, only the conven-
tional RTC design method can be applied. Otherwise, the glo-
bal signal optimization technology can be used. The detailed
analyses are shown in Fig. 5.
As clearly seen from Fig. 5, in Situation 4, the global signal
optimization technology can be used. In Situation 5, the global
signal optimization technology cannot be used. Situation 4
concludes two situations: general situation and special situa-
tion. Situation 1, Situation 2, and Situation 3 are contained
by the special situation of Situation 4.
The detailed analyses of the five situations are summarized
as follows.
Situation 1. Whether a node signal is consistent with the
output signal of the RTC or not. If yes, it can be directly
used. It is concluded in the special situation of Situation 4.Fig. 5 All situations of
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consistent with the output signal of the RTC or not. If yes,
it can be directly used after NOT operation. It is concluded
in the special situation of Situation 4.
Situation 3. Whether several node signals after simple
AND, OR, and NOT operations can be consistent with
the output signals of the RTC. If yes, such signals can be
directly used after the above simple operations. It is con-
cluded in the special situation of Situation 4.
Situation 4. After the signals in SUUT are replaced by one or
more node signals, whether the redesigned circuit can con-
stitute the output signals of the RTC, it concludes the com-
mon situation and the special situation.
Situation 5. The signals in SUUT can only be used as the
input signals of the RTC, and only the conventional RTC
design method can be used.
An EA is used in the process of RTC optimal design after a
valid replacement exists. The best replacement scheme can be
found by the EA. In the best replacement scheme, the hard-
ware resources consumption can be reduced, the evolutionary
speed can be improved, and the convergent precision and the
circuit evolution success rate can be increased. There is a pos-
sibility that the performance of all the valid replacements is not
as good as that of the conventional RTC design method. At
this time, the performance of the EA will also be reflected.
4. Example simulation analyses
4.1. Selection of EA
Simulation experiment and analysis of a circuit are made on an
AMD Athlon X2 250 dual-core, 2 GB, ATI Radeon 3000
computer.
Genetic algorithm discrete particle swarm optimization
(GADPSO) is used during EA33–37, and ternary code design
is used with the coding rule shown in Table 3.38 Since this
paper does not focus on EA, GADPSO is not analyzed in
detail.
a in Table 3 is an input port. The following equation is
mainly used for evolution:
FRBTl ¼
1
PH
i¼1
QM
j¼1Ci;j  Tl;j
 
P 1
0
PH
i¼1
QM
j¼1Ci;j  Tl;j
 
¼ 0
8><
>: ð1Þ
where FRBTl is the output value of the evolved circuit calculated
according to the truth table. FRBTl is the lth value of F
RBT. M is
the number of the input ports. N is the number of the output
ports. H is the number of rows of the chromosome code
matrix. l 2 ½1;L, i 2 ½1;H, j 2 ½1;M, and L ¼ 2M. F is
assumed as the output matrix of the truth table, with a scale
of LN. FRBT and F are vectors, and their lengths are L. CRTC optimal design.
uit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Table 3 Rules of ternary code.
Code 0 1 2
Logic signification a a a input port unselected
6 J. Zhang et al.is the chromosome code matrix, with a scale ofHM. T is the
input combined matrix of the truth table, with a scale of
LM.
In GADPSO, the crossover rate is pc ¼ 0:95, the mutation
rate is pd ¼ 0:05, the number of the initialized particle swarms
is 40, the number of cross points is 2, and the number of muta-
tion points is 2. The code length of every chromosome is deter-
mined according to the number of the initial input ports of
RTC evolution, and it can be named by 5M.
The inertia weight of w in GADPSO is as follows:
w ¼ 0:9 0:4t
tmax
ð2Þ
where t is the current number of iteration steps and tmax is the
maximum number of evolution iterations.
4.2. Selection of a classic circuit system
For the purpose of verifying the feasibility and effectiveness of
the optimal design theory of RTC based on global signal opti-
mization proposed in this paper, a classic circuit system is used
for simulation verification, which is shown in Fig. 6. Although
the selected circuit is small, the feasibility and effectiveness of
the optimal design theory can be proven.
The selected circuit system mainly includes six parts, and
each part is a sub-circuit, which includes a code circuit (U1),
a NOT gate (U2), C17 (U3), a binary gray code generating cir-
cuit (U4), a two-bit adder (U5), and an OR gate (U6). The
node signals of the circuit system are expressed as follows:
module No.+output port name. For example, Y1 output node
of U1 module is expressed as ‘‘U1-Y1”, and the output port of
U6 is expressed with ‘‘U6-out”.
The circuit system has 64 input ports, with a serial number
from U1-X1 to U1-X64. It has eight output ports, with
the serial numbers of U3-C17_Y1, U3-C17_Y2, U4-GC_Y1,
U4-GC_Y2, U4-GC_Y3, U4-GC_Y4, U5-Adder_C1, and
U5-Adder_C2. The code circuit in the circuit system isFig. 6 Circuit syste
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(74LS148), and its output ports from U1-Y6 to U1-Y1 can
output signals from 000000 to 111111.
In order to analyze RTC optimal design easily, the node
signals brought in the simulation experiment only include con-
nection node signals among the six modules of the circuit sys-
tem, and the internal nodes of every module are not brought
in. For example, U3 is constituted by several NAND gates
and the connection signals between each NAND gate are not
brought in the statistical scope of node signals.
Finally, the logical table of the node signals of the entire cir-
cuit system is obtained as shown in Table 4, where all modules
are sequenced from left to right and from the high bit to the
low bit.
As shown in Table 4, the input signals of the entire circuit
system are from U1-X1 to U1-X64, which are directly input
into encoders, and subsequent U2, U3, U4, U5, and U6 are
directly or indirectly controlled by the encoders. In other
words, when the input signals of U1 are fixed, its output sig-
nals are fixed, and the input and output signals of correspond-
ingly subsequent U2, U3, U4, U5, and U6 are also fixed;
namely, every row of signals in Table 4 occurs simultaneously.
At this time, Y1-Y6 of U1 presents one-to-one mapping with
those of U3, and U1 presents one-to-one mapping with U4.
As a matter of fact, the output result of U4 is only related to
Y1-Y4 output ports of U1. However, the logic value of Y5
of U1 in Table 4 has no influence on the output values of
U4 and U5. Therefore, the states from the first to 16th of
U4 and U5 in Table 4 overlap with the states from 17th to
32nd.
Simulated analysis is made on fault self-repair of RTC opti-
mal design under five circumstances in Section 3.1, and only
one node signal existing fault is assumed. When multiple node
signals appear faults, they have the same principle.
4.3. Simulation analysis of circuit evolution
4.3.1. Corresponding example analysis to Situation 1
It is assumed that faults occur in the 5th–8th and 13th–16th
states of Y2 output port of U4 (U4-GC_Y2), and the output
signal of the RTC shall be 0000111100001111. It can be found
after looking up Table 4 that the previous 16 states of Y3 node
signal of U1 (U1-Y3) are consistent with the output signals of
the RTC, U1-Y3 starts circulating the previous states fromm for simulation.
uit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Table 4 Logical table of the node signals of the circuit system.
State code U1 U2 U3 U4 U5 U6
Y5 Y4 Y3 Y2 Y1 Out Y2 Y1 Y4 Y3 Y2 Y1 C2 C1 Out
1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
2 0 0 0 0 1 1 0 0 0 0 0 1 0 1 0
3 0 0 0 1 0 1 0 1 0 0 1 1 1 0 0
4 0 0 0 1 1 1 0 1 0 0 1 0 0 1 0
5 0 0 1 0 0 1 1 1 0 1 1 0 0 0 1
6 0 0 1 0 1 1 1 1 0 1 1 1 0 1 1
7 0 0 1 1 0 1 1 1 0 1 0 1 0 0 1
8 0 0 1 1 1 1 0 1 0 1 0 0 1 1 1
9 0 1 0 0 0 0 0 0 1 1 0 0 0 1 1
10 0 1 0 0 1 0 0 0 1 1 0 1 1 0 1
11 0 1 0 1 0 0 0 0 1 1 1 1 1 1 1
12 0 1 0 1 1 0 0 0 1 1 1 0 1 0 1
13 0 1 1 0 0 0 1 1 1 0 1 0 0 0 1
14 0 1 1 0 1 0 1 1 1 0 1 1 0 1 1
15 0 1 1 1 0 0 1 1 1 0 0 1 0 0 1
16 0 1 1 1 1 0 0 0 1 0 0 0 1 1 1
17 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0
18 1 0 0 0 1 1 1 0 0 0 0 1 0 1 0
19 1 0 0 1 0 1 1 1 0 0 1 1 1 0 0
20 1 0 0 1 1 1 0 1 0 0 1 0 0 1 0
21 1 0 1 0 0 1 1 1 0 1 1 0 0 0 1
22 1 0 1 0 1 1 1 1 0 1 1 1 0 1 1
23 1 0 1 1 0 1 1 1 0 1 0 1 0 0 1
24 1 0 1 1 1 1 0 1 0 1 0 0 1 1 1
25 1 1 0 0 0 0 1 0 1 1 0 0 0 1 1
26 1 1 0 0 1 0 1 0 1 1 0 1 1 0 1
27 1 1 0 1 0 0 1 0 1 1 1 1 1 1 1
28 1 1 0 1 1 0 0 0 1 1 1 0 1 0 1
29 1 1 1 0 0 0 1 1 1 0 1 0 0 0 1
30 1 1 1 0 1 0 1 1 1 0 1 1 0 1 1
31 1 1 1 1 0 0 1 1 1 0 0 1 0 0 1
32 1 1 1 1 1 0 0 0 1 0 0 0 1 1 1
Optimal design of RTCs in digital circuit fault self-repair based on global signal optimization 717th to 32nd, and U4-Y2 also starts circulating from the 17th
state. Therefore, the output signals of the RTC can be replaced
by U1-Y3 node signals directly. According to the fault self-
repair theory combining EHW with RBT, XOR can be directly
made between U1-Y3 and U4-Y2 node signals in which faults
occur, so that without any fault, the signal of U4-Y2 can be
obtained.
According to the faults in Situation 1, a conventional RTC
evolutionary method is used and the same GADPSO parame-
ters are set to make six circuit evolutions, the maximum num-
ber of evolution iterations is 6000. The related corresponding
circuit simulation data are shown in Table 5.
It can be seen from Table 5 that in the six repeated circuit
evolutions with conventional RTC evolutionary methods, the
foremost numbers of evolvable iteration evolution are differ-
ent. However, the evolved circuits conform to RTC functions,
and six repeated circuit evolutions can be successfully evolved
within the regulated maximum evolutionary times. In the sec-
ond circuit evolution, no hardware resource is consumed,
which is greatly different from the hardware resource con-
sumptions in the other five circuit evolution experiments.
The data are correct. After detailed study on the finally
evolved circuit code, the obtained RTC only includes one
U1-Y3 input port, and the signals of U1-Y3 are consistent withPlease cite this article in press as: Zhang J et al. Optimal design of RTCs in digital circ
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uation 1.
Some conclusions are shown as follows. When faults occur
in Situation 1, the logic relations among all the node signals in
the database are compared firstly, and the node signals that are
consistent with the RTC output signals are found so as to
rapidly achieve fault rectifiable repair, and it consumes the
least hardware resources. Although the RTC can be evolved
successfully on circuit modules with faults, the evolved circuits
may not be the simplest circuits (least hardware resources con-
sumption). In addition, the time for circuit evolution is far
more than the time for comparison of the similarity between
two sets of data under normal conditions.
4.3.2. Corresponding example analysis to Situation 2
It is assumed that faults occur in the 1st, 2nd, 9th–12th, 16th-
18th, 25th-28th, and 32nd states of C1 of U5 (U5-Adder_C1),
and the output signal of the RTC shall be 1100000011110001
1100000011110001. It can be discovered through looking up
the logic relation table of all node signals of the circuit system
that U3-C17_Y1 node signal presents an opposite logic rela-
tion with RTC output signals. Although U3-C17_Y1 node sig-
nal does not belong to the input signal of U3, the 17th–32nd
states of U3-C17_Y1 and U5-Adder_C1 are consistent withuit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Table 5 Related data of the corresponding conventional RTC evolution to Situation 1.
Number of circuit evolutions 1 2 3 4 5 6
Whether the RTC is evolved successfully for the maximum evolutionary
times (Yes/No)
Yes Yes Yes Yes Yes Yes
Time for first successful evolved RTC (s) 0.207433 0.219624 0.237998 0.194344 0.264968 0.196244
Number of evolution iterations for first successful evolved RTC 64 80 121 25 178 11
Last evolved circuit codes 0012
2022
 
[2022] 2021
2022
 
2000
2002
2022
2
4
3
5 00022002
2022
2
4
3
5 20022020
2022
2
4
3
5
Last hardware resources consumption 4 0 3 5 5 4
8 J. Zhang et al.the 1st–16th states. Consequently, the negation of U3-C17_Y1
node signal can be directly used as the output signal of the
RTC. In other words, after the NOT operation on U3-
C17_Y1 node signal, XOR is made with U5-Adder_C1 fault
signal to get without faults signal of U5-Adder_C1.
According to the faults in Situation 2, a conventional RTC
evolutionary method is used, and the same GADPSO param-
eters are set to make six circuit evolutions, the maximum num-
ber of evolution iterations is 6000. The related simulation data
of the corresponding circuit are shown in Table 6.
It can be seen from Table 6 that the conventional RTC evo-
lutionary method successfully evolves the RTC in six evolution
experiments. If the negation of U3-C17_Y1 node signal is used
as the output signal of the RTC, the number of hardware
resources will be ‘‘1”. However, the conventional method is
used to design the RTC, the third evolutionary experiment
consumes least hardware resources, and the number of hard-
ware resources is ‘‘10”. RTCs designed with the two methods
are shown in Fig. 7.
It can be clearly seen from Fig. 7 that the conventional
method uses the original input port of a circuit module with
faults as the input port, namely, U4-GC_Y1, U4-GC_Y2,
U4-GC_Y3, U4-GC_Y4, and U6-out. It is known from
Fig. 6 that U6-out is only related to U1-Y3 and U1-Y4. There-
fore, the RTC evolved with a conventional method can be
optimized.
In Situation 2, U3-C17_Y1 node signal is not the input sig-
nal of U5, but the node signal selected from the entire circuit
system preferentially. In the RTC optimal design method
based on global signal optimization, the overall fault self-
repair is just a process for data comparison if a node signal
is opposite to the output signal of the RTC. Compared with
the conventional RTC evolution, the former is characterizedTable 6 Related data of the corresponding conventional RTC evol
Number of circuit evolutions 1
Whether the RTC is evolved successfully for the maximum
evolutionary times (Yes/No)
Y
Time for first successful evolved RTC (s) 0
Number of evolution iterations for first successful evolved RTC 1
Last evolved circuit codes
2
4
Last hardware resources consumption 1
Please cite this article in press as: Zhang J et al. Optimal design of RTCs in digital circ
http://dx.doi.org/10.1016/j.cja.2016.09.013with less time and less hardware resources consumption.
Therefore, it has distinct advantages.4.3.3. Corresponding example analysis to Situation 3
Assuming that faults occur in the 8th, 9th, 11th, 14th, 16th,
22nd, 24th, 25th, 27th, 30th, and 32nd states of Y1 output port
of U3 (U3-Y1), it is discovered after detailed analysis that the
states from the 1st to 16th of U3-Y1 node signal repeat the
states from the 17th to 32nd states, i.e., one circulation. There-
fore, faults occurred in the previous 16 states can be repaired
on the premise that the output signals of the RTC shall circu-
late once from the 1st state to the 32nd state. With respect to
faults occurred in U3-Y1 node, the output signal of the RTC
shall be 0000000110100101. At this time, it is found after look-
ing up Table 4 that the output signals after the AND operation
between U5-Adder_C1 and U6-out are consistent with the out-
put signals of the RTC through the EA, and its period is also
consistent with the node signals of U3-Y1. Consequently, one
AND gate is made between U5-Adder_C1 and U6-out in order
to get the required RTC signal, and the number of hardware
resources consumption is ‘‘1”.
According to the faults in Situation 3, a conventional evo-
lutionary method is used to design an RTC and the same
GADPSO parameters are set to make six circuit evolutions,
the maximum number of evolution iterations is 6000. The
related simulation data of the corresponding circuit are shown
in Table 7.
It can be seen from Table 7 that the six conventional RTC
evolutionary methods evolve the RTC in six evolution experi-
ments successfully. According to the 2nd, 3rd, 5th, and 6th
circuit evolutionary experiments, the same circuit structures
are obtained, and they have the same hardware resourcesution to Situation 2.
2 3 4 5 6
es Yes Yes Yes Yes Yes
.324736 0.292787 0.472454 0.370325 0.404741 0.346834
90 135 444 289 353 248
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00111
12112
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5 1202212112
20022
20211
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664
3
775
00022
12212
20211
2
4
3
5 1002212212
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20111
2
664
3
775
11210
12212
20022
20211
2
664
3
775
00022
11022
12212
20211
2
664
3
775
4 13 10 14 14 14
uit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Fig. 7 RTCs designed with different methods in Situation 2.
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ods in Situation 3 are shown in Fig. 8.
It can been seen from Fig. 8(b) that the RTC designed with
the conventional method only has four input ports, including
U1-Y1, U1-Y2, U1-Y3, and U1-Y4, all of which are the orig-
inal input signals of U3. The first column of all circuit codes in
Table 7 is ‘‘2”, which represents that the corresponding
highest-bit U1-Y5 signals are unrelated to the output signals
of the RTC. RTC signals are only determined by U1-Y1,
U1-Y2, U1-Y3, and U1-Y4 node signals.
Like RTC design in Situation 1 and Situation 2, the con-
ventional RTC method features longer evolution time and
greater hardware resources consumption. In the RTC design
method based on global signal optimization, the selected U5-
Adder_C1 and U6-out node signals are from the entire circuit
system other than the input signals of U3. However, the output
signals of the RTC can be obtained through U5-Adder_C1 and
U6-out signals, so that faults can be repaired. Both of U5-
Adder_C1 and U6-out signals are not the input signals of
U3. It is more effective and valuable to select node signals
from the entire circuit system in the process of RTC design.
4.3.4. Corresponding example analysis to Situation 4
Assume that faults occur in the 2nd, 4th, 18th, and 20th states
of C2 of U5 (U5-C2), and the corresponding output signal ofTable 7 Related data of the corresponding conventional RTC evol
Number of circuit evolutions 1
Whether the RTC is evolved successfully for the maximum
evolutionary times (Yes/No)
Y
Time for first successful evolved RTC (s) 0.
Number of evolution iterations for first successful evolved RTC 52
Last evolved circuit codes
2
4
Last hardware resources consumption 13
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http://dx.doi.org/10.1016/j.cja.2016.09.013the RTC shall be 01010000100100000101000010010000. If a
conventional method is used to design the RTC, the corre-
sponding input signals of the RTC are the input signals of
U5, including U6-out, U4-Y4, U4-Y3, U4-Y2, and U4-Y1.
Valid replacement is made according to the principle. The orig-
inal input signals are replaced, and the mapping relations
between signal combinations before and after replacement
are not affected.
When U1-Y4, U1-Y3, U2-out, and U3-Y2 replace any sig-
nal of U5 input ports, it will cause one-to-many mapping or
further lead to a contradiction, and they are invalid replace-
ments. Finally, U1-Y1, U1-Y2, and U3-Y1 signals may replace
some signals of U5 input port. U1-Y1 can be replaced by U4-
Y1 and U4-Y2. U1-Y2 can be replaced by U4-Y3, U4-Y4, and
U6-out. U3-Y1 can be replaced by U4-Y3, U4-Y4, and U6-
out. With the addition of the conventional RTC design
method, it has nine schemes.
The same GADPSO parameters are set to make 10 circuit
evolutions, the maximum number of evolution iterations is
20000. The changes of hardware resources consumption and
fitness are statistically analyzed, as separately shown in Figs. 9
and 10.
Fig. 9 includes average hardware resources consumption of
RTC evolutions with nine schemes. As a whole, the average
hardware resources consumption of the RTC in every schemeution to Situation 3.
2 3 4 5 6
es Yes Yes Yes Yes Yes
513559 0.318379 0.381152 0.338480 0.374599 0.339208
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21121
22000
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5 2102021121
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3
5 2102022000
21121
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3
5 2000021020
21121
2
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3
5 2102021121
22000
2
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3
5 2102021121
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2
4
3
5
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Fig. 8 RTCs designed with different methods in Situation 3.
Fig. 9 Average hardware resources consumption of EA with
nine schemes.
Fig. 10 Average fitness change curves of EA with nine schemes.
10 J. Zhang et al.is rapidly reduced before 1500th time. After 1500th time, the
hardware resources consumption is reduced slowly. RTC evo-
lution with the method of replacing U4-Y1 with U1-Y1 con-
sumes the least average hardware resources, and RTC
evolution with the method of replacing U6-out with U1-Y2
consumes the most average hardware resources. The required
hardware resources consumption for a conventional method
to design the RTC is between the two parties. In other words,
the RTC design method based on global signal optimization
may consume less or more hardware resources than that with
the conventional method. As for RTC design in the experi-
ment, during RTC evolutions with U1-Y1 replacing U4-Y1,
U1-Y1 replacing U4-Y2, U3-Y1 replacing U4-Y3, and U3-
Y1 replacing U6-out, the average hardware resources con-
sumption is less than that of the conventional RTC design
method. During RTC evolutions with U1-Y2 replacing
U4-Y3 and U1-Y2 replacing U4-Y4, the hardware resources
consumptions are almost the same. However, during RTC evo-
lutions with U1-Y2 replacing U6-out and U3-Y1 replacing
U4-Y4, the former consumes more hardware resources
compared with that of the conventional RTC design method.
Therefore, the scheme with U1-Y1 replacing U4-Y1 consumes
the least hardware resources based on global signal
optimization.
Fig. 10 shows the average fitness change curves of RTC
evolutions under nine schemes. Since the number of data
points of every curve reaches 20000, the average fitness curves
change slightly after the number of evolutionary iterations is
more than 500. Therefore, the data in the previous 500 points
are selected for explanation.
The change of average fitness significantly reflects the cir-
cuit evolutionary convergence speed. It can be seen from
Fig. 10 that the average fitness of every scheme rises rapidly
in the previous 180 times. Such three schemes as replacing
U4-Y1 with U1-Y1, replacing U4-Y2 with U1-Y1, and replac-
ing U4-Y4 with U1-Y2 have achieved the best fitness of 1.
Between 180th time and 500th time, the average fitness of
the rest schemes increases slowly. In 500th circuit evolution,Please cite this article in press as: Zhang J et al. Optimal design of RTCs in digital circ
http://dx.doi.org/10.1016/j.cja.2016.09.013the best fitness is reached for all schemes except the scheme
of replacing U6-out with U1-Y2. As a whole, the convergenceuit fault self-repair based on global signal optimization, Chin J Aeronaut (2016),
Table 8 Related data of the optimal scheme and the conventional RTC design method in Situation 4.
Number of
circuit evolutions
Whether the RTC is evolved
successfully For the maximum
evolution times (Yes/No)
Time for first successful evolved
RTC (s)
Number of evolutionary
iterations for first successful
evolved RTC
Last evolved circuit codes Last hardware resource
consumptions
Optimal
scheme
Conventional RTC
design method
Optimal
scheme
Conventional RTC
design method
Optimal
scheme
Conventional RTC
design method
Optimal
scheme
Conventional RTC
design method
Optimal
scheme
Conventional RTC
design method
1 Yes Yes 0.265273 0.251286 169 155 12010
12022
12220
2
4
3
5 1022110222
12110
12201
2
664
3
775
9 15
2 Yes Yes 0.22185 0.201164 78 29 10022
10120
12220
2
4
3
5 1002210221
12201
12210
2
664
3
775
10 14
3 Yes Yes 0.26597 0.241317 174 132 10021
10220
12220
2
4
3
5 1110112002
12210
2
4
3
5 10 15
4 Yes Yes 0.22017 0.326668 48 319 10122
12100
12120
2
4
3
5 1020211201
11220
12202
2
664
3
775
11 14
5 Yes Yes 0.22195 0.295448 79 271 10002
10020
12120
2
4
3
5 1020110222
12201
12210
2
664
3
775
12 14
6 Yes Yes 0.24981 0.250483 126 113 12020
12022
12120
2
4
3
5 0111112201
12210
2
4
3
5 9 15
7 Yes Yes 0.22068 0.313322 51 272 10021
12200
12220
2
4
3
5 1021110212
12201
12210
2
664
3
775
10 15
8 Yes Yes 0.20574 0.225285 7 46 10202
12120
12220
2
4
3
5 1022112201
12210
2
4
3
5 9 11
9 Yes Yes 0.22040 0.257525 50 152 10220
12200
12220
2
4
3
5 1022212011
12201
12210
2
664
3
775
9 14
10 Yes Yes 0.23435 0.370507 87 443 01122
10022
12220
2
4
3
5 1002211210
12201
2
4
3
5 10 13
Average value 0.23266 0.27330 87 193 10 14
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Fig. 11 Comparison of the previous six circuit evolutions data of the optimal scheme and the conventional RTC design method.
Fig. 12 Circuit evolution success rates of the two schemes in
different evolutionary times.
12 J. Zhang et al.speeds of the rest seven schemes are quicker than that of the
conventional RTC design method.
After balancing the average hardware resources consump-
tion and average fitness change curves (convergence speed),Table 9 Related data of the corresponding conventional RTC evol
Number of circuit evolutions 1 2
Whether the RTC is evolved successfully for the maximum
evolutionary times (Yes/No)
Yes N
Time for first successful evolved RTC (s) 4.583617
Number of evolutionary iterations for first successful
evolved RTC
7078
Last evolved circuit codes 00101
01010
10011
2
4
3
5
Last hardware resources consumption 19
Last population’s global fitness for the maximum
evolutionary times
1 0
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http://dx.doi.org/10.1016/j.cja.2016.09.013the scheme with U1-Y1 replacing U4-Y1 is the optimal scheme
based on global signal optimization. The performance of the
optimal scheme (U1-Y1 replacing U4-Y1) is separately com-
pared with the conventional RTC design method, and the
maximum number of iteration times of EA is set as 20000.
The related data are shown in Table 8.
It can be seen from Table 8 that both of the two schemes
can successfully evolve the RTC within the maximum evolu-
tionary times. The performances of the two schemes are
weighed by three important indicators, i.e., the time for first
RTC evolution, the number of evolutionary iterations for first
evolution, and the hardware resources consumption for the
maximum evolutionary times. The three indicators in Table 8
are contrasted obviously. The optimal scheme (U1-Y1 replac-
ing U4-Y1) first successfully evolves the RTC in 0.23266 s on
average, but the conventional method spends 0.27330 s on
average. The average number of evolutionary iteration times
for the optimal scheme to first evolve the RTC is 87, but for
the conventional RTC design method it is 193. The final aver-
age number of hardware resources consumed by the optimal
scheme is 10, but that consumed by the conventional RTC
design method is 14. The effectiveness and superiority of the
optimal scheme are verified by the above data.ution to Situation 5.
3 4 5 6 7 8
o No Yes No Yes Yes No
1.686322 0.383959 0.368580
2393 296 283
00101
01010
10011
2
4
3
5 0010101010
10011
2
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2
4
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5
19 19 19
.9688 0.9688 1 0.9688 1 1 0.9688
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Optimal design of RTCs in digital circuit fault self-repair based on global signal optimization 13Figs. 9 and 10 only show the average data of the 10 simu-
lation experiments, and any single simulation experiment is
not analyzed. In order to effectively and dynamically compare
the advantages and disadvantages of the two schemes, only the
previous six circuit evolutions data of the simulation experi-
ments are shown in Fig. 11.
It can be clearly seen from Fig. 11 that, in the six simulation
experiments, the reduction speed of the hardware resources
consumption of the optimal scheme (U1-Y1 replacing U4-
Y1) is significantly faster than that of the conventional RTC
design method, and the hardware resources consumption for
the conventional RTC design method is located at 14 for a
long time and seldom decreases with the increase in the num-
ber of circuit evolution. Fig. 11 compares the two schemes in
terms of hardware resources consumption and Fig. 12 com-
pares the two schemes in terms of evolutionary success rate.
The histogram in Fig. 12 clearly shows data comparison of
the two schemes. Data are statistically recorded when 50 times
are increased every time from 10th evolutionary iterations on,
totaling 10 groups of data. It can be clearly known from
Fig. 12 that the evolutionary success rate in 10th time is
10%, and the evolutionary success rate in 110th time reaches
70%, but such a rate of the conventional RTC design method
in 110th time is only 20%. In 210th time, the RTC evolution-
ary success rate of the optimal scheme reaches 100%, but that
of the conventional RTC design method is only 60% and
doesn’t reach 100% until 460th time. Compared with the con-
ventional RTC design method, the optimal scheme features a
higher circuit evolutionary success rate and a faster conver-
gence speed as demonstrated comprehensively in Fig. 12.
U1-Y1 is not the direct input port of U5, but it is the global
node signal of the entire circuit system. To sum up, the scheme
with U1-Y1 replacing U4-Y1 is characterized with less hard-
ware resources consumption, faster circuit evolutionary speed,
and higher evolutionary success rate based on global signal
optimization. Therefore, it is the optimal scheme.
4.3.5. Corresponding example analysis to Situation 5
It is assumed that faults occur in the 5th, 19th, and 30th states
of Y2 of U3 (U3-Y2), and the output signal of the RTC shall
be 00001000000000000010000000000100. The five input sig-
nals of the conventional RTC design method in Situation 5
are U1-Y1, U1-Y2, U1-Y3, U1-Y4, and U1-Y5. Based on glo-
bal signal optimization, the RTC cannot be successfully
evolved no matter which node signal replaces the input signal
of the conventional RTC design method, so the conventional
RTC design method is the only choice.
According to the faults in Situation 5, a conventional
method is used to design the RTC and the same GADPSO
parameters are set to make eight circuit evolutions, the maxi-
mum number of evolution iterations is 20000. The related sim-
ulation data of the corresponding circuit are shown in Table 9.
It can be seen from Table 9 that, with respect to the faults in
Situation 5, the conventional RTC design method features a
low circuit evolutionary success rate within the maximum reg-
ulated evolutionary times of 20,000. However, the population’s
global fitness reaches 0.9688 at the maximum evolutionary
iteration times, approaching the optimal fitness of ‘‘1”. If the
maximum number of evolutionary iteration times is increased,
the circuit evolutionary success rate will increase. However, the
time for circuit evolution will also increase.Please cite this article in press as: Zhang J et al. Optimal design of RTCs in digital circ
http://dx.doi.org/10.1016/j.cja.2016.09.013It can be found from the above five situations that the RTC
design method based on global signal optimization will con-
sume the least hardware resources, shorten the successful evo-
lutionary time, and improve the evolutionary success rate. On
faults in Situation 1, Situation 2, Situation 3, and Situation 4,
the RTC designed method based on global signal optimization
is distinctly superior to those designed with the conventional
methods. Although only a conventional RTC design method
can be used for the fault in Situation 5, it does not affect the
feasibility and effectiveness of RTC optimal design based on
global signal optimization. Signals are replaced according to
the rules as mentioned in Section 3.1, so that the output signals
of the designed RTC cannot be changed.5. Conclusions
The optimal design of RTC applied in electronic circuit fault
self-repair based on global signal optimization is put forward
in this paper based on the previously proposed EHW-based
and RBT-based electronic circuit fault self-repair strategy.
After analysis of all global node signals and on the condition
that signal sequence is consistent, the input ports of an RTC
designed by means of conventional methods are selectively
replaced to achieve optimal design of the RTC.
The design theory of RTC based on global signal optimiza-
tion is deeply researched, application conditions and matters
needing attention of RTC optimal design based on global sig-
nal optimization are analyzed, and the optimal design flow of
RTC is researched. Eventually, classic circuit systems are
selected to verify the feasibility and effectiveness of the pro-
posed RTC optimal design based on global signal
optimization.
Compared with the conventional RTC design method, the
RTC design method based on global signal optimization is
capable of reducing circuit evolution iteration times, improv-
ing circuit evolution precision, accelerating circuit evolution
convergence, decreasing hardware resource consumption, and
improving the success rate of RTC evolution. Therefore, the
RTC optimal design method based on global signal optimiza-
tion is superior to the conventional RTC design method and
has a significant engineering application value.Acknowledgments
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